In the Claims:

Please cancel claim 4 without prejudice or disclaimer.

Please amend claims 1-3, 5-7 and 9, as follows:

Claim 1 (currently amended) An apparatus for supporting a microprocessor development test board system in order to test for a target board, which comprises the apparatus comprising:

a micro-controller unit (MCU) for communicating data and control signals with respect to the target board through a plurality of pins;

a I/O control means for selectively outputting a RAM address, a specific function register (SFR) address and data outputted from the MCU to the target board for controlling inputted data to the MCU through the plurality of pins;

means for communicating data and control signals with respect to a target board through a multiplicity of ports, and providing a RAM address, a specific function register (SFR) address and data; and

means for receiving the RAM address, the SFR address and the data through the <u>plurality of port pins</u>, <u>for providing the received data to the target board and <u>for controlling data to be input inputted</u> to the communication means.</u>

Claim 2 (currently amended) The apparatus as recited in claim 1, wherein the receiving means includes for receiving comprises:

a port data decoder for receiving the RAM address or the SFR address and for decoding the received RAM or SFR addresses to develop a first output signal and a plurality of decoded output signals;

a controller for receiving the RAM or SFR data and the first output signal;

a first set of multiplexers for selectively transmitting the RAM or SFR data to the target board through a selected port in response to output signal from the controller and the port data decoder.

Claim 3 (currently amended) The apparatus as recited in claim 1, wherein the multiplexer includes first set of multiplexers comprise:

a three-phase buffer responsive to the controller for outputting a plurality of buffer signals corresponding to the selected ones of the plurality of decoded output signals and the RAM or SFR data; and



a second multiplexer for selecting one of the <u>a</u> plurality of data from the target board in response to the port data decoder.

Claim 4 (currently canceled)

Claim 5 (currently amended) The apparatus as recited in claim 4 1, wherein the multiplicity of the I/O ports I/O control means comprises includes:

a first multiplexer having first and second input terminals and being controlled by an address selection signal, wherein the first multiplexer receives the RAM address or the SFR address at the first input terminal of the first multiplexer and a program code low address at the second input terminal of the first multiplexer; and

a second multiplexer having first and second input terminals and being controlled by an MDS test signal, wherein the second multiplexer receives an output of the first multiplexer at the first input terminal of the second multiplexer and the RAM data or the SFR data at the second input terminal of the second multiplexer.

Claim 6 (currently amended) An apparatus for supporting a microprocessor development <u>test board</u> system, which comprises the apparatus comprising:

a target board having comprising a plurality of fictional functional circuits;

a MUC micro-controller unit MCU chip connected to the target board through a plurality of first pins for receiving a program codes and providing the a program to the target board;

a plurality of storage blocks connected to an interface through which a programmer check up results of the programs;

a decoder for receiving and decoding address signal to access one of the storage blocks;

a multiplexor I/O control means connected to the MUC chip through a multiplicity of second pins for selecting one of data transmitted through [a] the plurality of first pins in the target board in response to the coded output signals from the decoder.

a2

Claim 7 (currently amended) The apparatus as recited in claim 6, wherein the MUC chip I/O control means has an I/O port including comprising:

a first multiplexer having first and second input terminals and being controlled by an address selection signal, wherein the first multiplexer receives the <u>a</u> RAM address or the <u>a</u> SFR address at the first input terminal and a program code low address at the second input terminal; and

a second multiplexer having first and second input terminals and being controlled by an MDS test signal, wherein the second multiplexer receives an output of the first multiplexer at the first input terminal and the RAM data or the SFR data at the second input terminal.

Claim 8 (original) The apparatus as recited in claim 6, wherein the storage blocks are RAM or register blocks.

Claim 9 (currently amended) The apparatus as recited in claim 8, wherein the decoder includes:

a port data decoder for receiving the <u>a</u> RAM or register address and for decoding the received RAM or register addresses to develop a first output signal and the <u>decoded</u> output signals;

a controller for receiving the RAM or register data and the <u>a</u> first output signal;

a first set of multiplexers for selectively transmitting the RAM or register data to the target board through a selected port in response to output signal from the controller and the port data decoder.

at.